Go to file

Istvan Csomortani d3c6771ad6 axi_ad9371: Update dac_clk_ratio to 2 DAC sampling frequency is two times of the JESD204 core clock.		2017-05-10 11:36:07 +03:00
library	axi_ad9371: Update dac_clk_ratio to 2	2017-05-10 11:36:07 +03:00
projects	daq2: zc706: Increase DAC FIFO size	2017-04-28 11:34:45 +02:00
.gitattributes	Update .gitattributes	2016-02-12 14:27:35 +02:00
.gitignore	Update .gitignore	2016-12-19 15:37:05 +00:00
LICENSE	Update LICENSE	2014-03-11 15:06:52 -04:00
Makefile	Makefile: Added top level Makefile. Modified behavior of clean and clean-all	2015-04-17 17:22:38 +03:00
README.md	README.md: Update the README	2016-03-31 19:42:52 +03:00

README.md

HDL Reference Designs

Analog Devices Inc. HDL libraries and projects

Branches

Each release has its own branch and master always synced with the latest release. To find out more information about the latest release please check the release notes. Every branch, which has dev in its name, is a development branch and should handle it accordingly.

README.md

HDL Reference Designs

Branches

Latest Release Notes

HDL User Guide

HDL Help & Support