80333573c7
Add one clock cycle input delay for the SYSREF input, to compensate the high propegation delay of device_clk_BUFG. |
||
---|---|---|
.. | ||
Makefile | ||
system_bd.tcl | ||
system_constr.xdc | ||
system_project.tcl | ||
system_top.v |