pluto_hdl_adi/library/common
Istvan Csomortani 85ffc25ec5 ad_tdd_sync: Update the synchronization logic
The synchronization interface is a single bidirectional line. Output for Master, input for Slave.
The sync_period value is relative to frame length and the digital interface clock. The actual synchronization
period will be: sync_period * frame_length * fb_clock_cycle
2015-09-09 12:31:58 +03:00
..
altera mult-macro: use primitive parameters 2015-08-20 13:54:16 -04:00
ad_addsub.v hdl/library: Update the IP parameters 2015-08-19 14:11:47 +03:00
ad_axi_ip_constr.sdc dac/adc- make common instances 2015-08-21 14:41:09 -04:00
ad_axi_ip_constr.xdc ip-constr- register name changes 2015-08-27 11:18:00 -04:00
ad_axis_dma_rx.v hdl/library: Update the IP parameters 2015-08-19 14:11:47 +03:00
ad_axis_dma_tx.v hdl/library: Update the IP parameters 2015-08-19 14:11:47 +03:00
ad_axis_inf_rx.v Add .gitattributes file 2015-06-26 11:07:10 +02:00
ad_csc_1.v Add .gitattributes file 2015-06-26 11:07:10 +02:00
ad_csc_1_add.v Add .gitattributes file 2015-06-26 11:07:10 +02:00
ad_csc_1_mul.v library: Fixed changes related to parameters 2015-08-20 18:13:54 +03:00
ad_csc_CrYCb2RGB.v imageon_zc706: Updates and fixes 2015-03-27 18:57:32 +02:00
ad_csc_RGB2CrYCb.v Add .gitattributes file 2015-06-26 11:07:10 +02:00
ad_datafmt.v Add .gitattributes file 2015-06-26 11:07:10 +02:00
ad_dcfilter.v Add .gitattributes file 2015-06-26 11:07:10 +02:00
ad_dds.v Add .gitattributes file 2015-06-26 11:07:10 +02:00
ad_dds_1.v Add .gitattributes file 2015-06-26 11:07:10 +02:00
ad_dds_sine.v Add .gitattributes file 2015-06-26 11:07:10 +02:00
ad_gt_channel.v hdl/library: Update the IP parameters 2015-08-19 14:11:47 +03:00
ad_gt_channel_1.v hdl/library: Update the IP parameters 2015-08-19 14:11:47 +03:00
ad_gt_common.v hdl/library: Update the IP parameters 2015-08-19 14:11:47 +03:00
ad_gt_common_1.v hdl/library: Update the IP parameters 2015-08-19 14:11:47 +03:00
ad_gt_es.v hdl/library: Update the IP parameters 2015-08-19 14:11:47 +03:00
ad_gt_es_axi.v axi_jesd_gt- per lane split-up 2015-08-13 13:03:51 -04:00
ad_iobuf.v Add .gitattributes file 2015-06-26 11:07:10 +02:00
ad_iqcor.v hdl/library: Update the IP parameters 2015-08-19 14:11:47 +03:00
ad_jesd_align.v jesd-align-- xilinx/altera merge 2015-07-21 10:57:00 -04:00
ad_lvds_clk.v hdl/library: Update the IP parameters 2015-08-19 14:11:47 +03:00
ad_lvds_in.v hdl/library: Update the IP parameters 2015-08-19 14:11:47 +03:00
ad_lvds_out.v common/ad_lvds_out- add single ended 2015-08-27 11:41:47 -04:00
ad_mem.v hdl/library: Update the IP parameters 2015-08-19 14:11:47 +03:00
ad_mem_asym.v hdl/library: Update the IP parameters 2015-08-19 14:11:47 +03:00
ad_mmcm_drp.v hdl/library: Update the IP parameters 2015-08-19 14:11:47 +03:00
ad_mul.v library: Fixed changes related to parameters 2015-08-20 18:13:54 +03:00
ad_mul_u16.v hdl/library: Update the IP parameters 2015-08-19 14:11:47 +03:00
ad_pnmon.v Add .gitattributes file 2015-06-26 11:07:10 +02:00
ad_rst.v dac/adc- make common instances 2015-08-21 14:41:13 -04:00
ad_serdes_clk.v hdl/library: Update the IP parameters 2015-08-19 14:11:47 +03:00
ad_serdes_in.v library: Fixed changes related to parameters 2015-08-20 18:13:54 +03:00
ad_serdes_out.v library: Fixed changes related to parameters 2015-08-20 18:13:54 +03:00
ad_ss_422to444.v hdl/library: Update the IP parameters 2015-08-19 14:11:47 +03:00
ad_ss_444to422.v hdl/library: Update the IP parameters 2015-08-19 14:11:47 +03:00
ad_tdd_control.v ad_tdd_sync: Update the synchronization logic 2015-09-09 12:31:58 +03:00
ad_tdd_sync.v ad_tdd_sync: Update the synchronization logic 2015-09-09 12:31:58 +03:00
axi_ctrlif.vhd Add .gitattributes file 2015-06-26 11:07:10 +02:00
axi_streaming_dma_rx_fifo.vhd Add .gitattributes file 2015-06-26 11:07:10 +02:00
axi_streaming_dma_tx_fifo.vhd Add .gitattributes file 2015-06-26 11:07:10 +02:00
dma_fifo.vhd Add .gitattributes file 2015-06-26 11:07:10 +02:00
pl330_dma_fifo.vhd Add .gitattributes file 2015-06-26 11:07:10 +02:00
sync_bits.v hdl/library: Update the IP parameters 2015-08-19 14:11:47 +03:00
sync_gray.v hdl/library: Update the IP parameters 2015-08-19 14:11:47 +03:00
up_adc_channel.v dac/adc- make common instances 2015-08-21 14:41:26 -04:00
up_adc_common.v dac/adc- make common instances 2015-08-21 14:41:30 -04:00
up_axi.v hdl/library: Update the IP parameters 2015-08-19 14:11:47 +03:00
up_axis_dma_rx.v hdl/library: Update the IP parameters 2015-08-19 14:11:47 +03:00
up_axis_dma_tx.v hdl/library: Update the IP parameters 2015-08-19 14:11:47 +03:00
up_clkgen.v hdl/library: Update the IP parameters 2015-08-19 14:11:47 +03:00
up_clock_mon.v common/up_- change to asynchronous resets 2015-08-13 13:03:51 -04:00
up_dac_channel.v dac/adc- make common instances 2015-08-21 14:41:35 -04:00
up_dac_common.v dac/adc- make common instances 2015-08-21 14:41:39 -04:00
up_delay_cntrl.v up_delay_cntrl- cosmetics 2015-08-28 13:16:18 -04:00
up_drp_cntrl.v Add .gitattributes file 2015-06-26 11:07:10 +02:00
up_gt.v hdl/library: Update the IP parameters 2015-08-19 14:11:47 +03:00
up_gt_channel.v hdl/library: Update the IP parameters 2015-08-19 14:11:47 +03:00
up_hdmi_rx.v hdl/library: Update the IP parameters 2015-08-19 14:11:47 +03:00
up_hdmi_tx.v up_hdmi_tx- common/generic instance names 2015-08-27 13:17:06 -04:00
up_pmod.v hdl/library: Update the IP parameters 2015-08-19 14:11:47 +03:00
up_tdd_cntrl.v ad_tdd_sync: Update the synchronization logic 2015-09-09 12:31:58 +03:00
up_xcvr.v hdl/library: Update the IP parameters 2015-08-19 14:11:47 +03:00
up_xfer_cntrl.v common/up_- change to asynchronous resets 2015-08-13 13:03:51 -04:00
up_xfer_status.v common/up_- change to asynchronous resets 2015-08-13 13:03:51 -04:00