| .. |
|
a5gt
|
fmcjesdadc1: Fixed project
|
2016-02-19 14:09:57 +02:00 |
|
a5gte
|
Makefile: Add MMU option to altera makefiles
|
2016-08-11 17:46:54 +03:00 |
|
a5soc
|
a5soc/base- remove hdmi, led/switchs to gpio
|
2015-07-27 12:08:33 -04:00 |
|
a10gx
|
a10gx: Added system_type variable in common design
|
2016-09-08 11:29:14 +03:00 |
|
a10soc
|
a10soc: Added system reset bridge. Using F2SDRAM port used in the previous Qsys design
|
2016-09-24 10:06:35 +03:00 |
|
ac701
|
version_upgrade: Update ac701, mitx045 and zed common design to Vivado 2016.2
|
2016-08-29 09:50:46 +03:00 |
|
altera
|
altera- defaults
|
2016-08-30 11:50:36 -04:00 |
|
c5soc
|
c5soc- remove unused hps ports
|
2016-05-09 13:54:08 -04:00 |
|
kc705
|
daq2/all - warnings fix
|
2016-08-17 10:36:00 -04:00 |
|
kcu105
|
kcu105- 2016.2 update
|
2016-08-11 10:00:41 -04:00 |
|
microzed
|
common: microzed: Add clock, reset and interrupt support
|
2016-01-13 20:32:26 +01:00 |
|
mitx045
|
version_upgrade: Update ac701, mitx045 and zed common design to Vivado 2016.2
|
2016-08-29 09:50:46 +03:00 |
|
pzsdr
|
pzsdr- swap clear-up
|
2016-09-21 13:15:40 -04:00 |
|
pzsdr1
|
pzsdr- swap clear-up
|
2016-09-21 13:15:40 -04:00 |
|
vc707
|
common/vc707- 2016.2 version
|
2016-08-17 10:36:19 -04:00 |
|
xilinx
|
dmafifo-split to adc/dac
|
2016-08-16 12:54:39 -04:00 |
|
zc702
|
version_upgrade: Common ZC702 get an upgrade to 2016.2
|
2016-08-26 10:20:04 +03:00 |
|
zc706
|
zc706: Updated DDR3 dacfifo
|
2016-08-22 16:48:52 +03:00 |
|
zc706pr
|
Add .gitattributes file
|
2015-06-26 11:07:10 +02:00 |
|
zcu102
|
zcu102- updates
|
2016-05-10 15:40:41 -04:00 |
|
zed
|
version_upgrade: Update ac701, mitx045 and zed common design to Vivado 2016.2
|
2016-08-29 09:50:46 +03:00 |
|
Makefile
|
Makefiles: Updated Makefiles
|
2015-10-23 10:44:27 +03:00 |
2d307d5f58