63 lines
2.1 KiB
Tcl
63 lines
2.1 KiB
Tcl
# ip
|
|
|
|
source ../../scripts/adi_env.tcl
|
|
source $ad_hdl_dir/library/scripts/adi_ip_xilinx.tcl
|
|
|
|
adi_ip_create axi_ad7768
|
|
|
|
adi_ip_files axi_ad7768 [list \
|
|
"$ad_hdl_dir/library/common/ad_rst.v" \
|
|
"$ad_hdl_dir/library/xilinx/common/ad_data_clk.v" \
|
|
"$ad_hdl_dir/library/xilinx/common/ad_data_in.v" \
|
|
"$ad_hdl_dir/library/xilinx/common/ad_dcfilter.v" \
|
|
"$ad_hdl_dir/library/common/ad_datafmt.v" \
|
|
"$ad_hdl_dir/library/common/up_xfer_status.v" \
|
|
"$ad_hdl_dir/library/common/up_xfer_cntrl.v" \
|
|
"$ad_hdl_dir/library/common/up_clock_mon.v" \
|
|
"$ad_hdl_dir/library/common/up_delay_cntrl.v" \
|
|
"$ad_hdl_dir/library/common/up_adc_common.v" \
|
|
"$ad_hdl_dir/library/common/up_adc_channel.v" \
|
|
"$ad_hdl_dir/library/common/up_axi.v" \
|
|
"$ad_hdl_dir/library/xilinx/common/up_xfer_cntrl_constr.xdc" \
|
|
"$ad_hdl_dir/library/xilinx/common/ad_rst_constr.xdc" \
|
|
"$ad_hdl_dir/library/xilinx/common/up_xfer_status_constr.xdc" \
|
|
"$ad_hdl_dir/library/xilinx/common/up_clock_mon_constr.xdc" \
|
|
"axi_ad7768_if.v" \
|
|
"axi_ad7768.v" ]
|
|
|
|
adi_ip_properties axi_ad7768
|
|
|
|
adi_init_bd_tcl
|
|
adi_ip_bd axi_ad7768 "bd/bd.tcl"
|
|
|
|
set cc [ipx::current_core]
|
|
|
|
set_property company_url {https://wiki.analog.com/resources/fpga/docs/ad7768} $cc
|
|
|
|
|
|
set_property driver_value 0 [ipx::get_ports *dovf* -of_objects $cc]
|
|
set_property driver_value 0 [ipx::get_ports *adc* -of_objects $cc]
|
|
|
|
set_property -dict [list \
|
|
value_validation_type list \
|
|
value_validation_list {4 8} \
|
|
] [ipx::get_user_parameters NUM_CHANNELS -of_objects $cc]
|
|
|
|
set_property enablement_dependency { $NUM_CHANNELS == 8 } \
|
|
[ipx::get_ports *_4 -of_objects $cc] \
|
|
[ipx::get_ports *_5 -of_objects $cc] \
|
|
[ipx::get_ports *_6 -of_objects $cc] \
|
|
[ipx::get_ports *_7 -of_objects $cc]
|
|
|
|
|
|
ipx::infer_bus_interface adc_clk xilinx.com:signal:clock_rtl:1.0 $cc
|
|
ipx::infer_bus_interface clk_in xilinx.com:signal:clock_rtl:1.0 $cc
|
|
set reset_intf [ipx::infer_bus_interface adc_reset xilinx.com:signal:reset_rtl:1.0 $cc ]
|
|
set reset_polarity [ipx::add_bus_parameter "POLARITY" $reset_intf]
|
|
set_property value "ACTIVE_HIGH" $reset_polarity
|
|
|
|
adi_add_auto_fpga_spec_params
|
|
ipx::create_xgui_files $cc
|
|
|
|
ipx::save_core $cc
|