d82f61b9af
Vivado synthesis is optimizing out the zerodeep block, resulting untreated clock domain crossing. Set KEEP attribute for the registers. |
||
---|---|---|
.. | ||
Makefile | ||
util_axis_fifo.v | ||
util_axis_fifo_address_generator.v | ||
util_axis_fifo_ip.tcl |