zcy
/
pluto_hdl_adi
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity
pluto_hdl_adi/projects/ad3552r_evb
History
PopPaul2021 c29c092bdc projects/ad3552r_evb: Added project for AD3552R-EVB on ZedBoard. 
The project controls the AD3552R digital-to-analog converter and transmits data written in the DDR memory to the QSPI interface of the DAC.
The reference clock is generated by an axi_clkgen IP and is configured to output a 133MHz signal.
If both channels are enabled and data streaming is DDR the sample rate is 16.65MSPS.
If just one channel is enabled and data streaming is DDR the sample rate is 33.3MSPS.
The VADJ voltage should be set to 1.8V.

Signed-off-by: PopPaul2021 <Paul.Pop@analog.com>
 		2023-10-02 11:07:08 +03:00
..
common projects/ad3552r_evb: Added project for AD3552R-EVB on ZedBoard. 2023-10-02 11:07:08 +03:00
zed projects/ad3552r_evb: Added project for AD3552R-EVB on ZedBoard. 2023-10-02 11:07:08 +03:00
Makefile projects/ad3552r_evb: Added project for AD3552R-EVB on ZedBoard. 2023-10-02 11:07:08 +03:00
Readme.md projects/ad3552r_evb: Added project for AD3552R-EVB on ZedBoard. 2023-10-02 11:07:08 +03:00

Readme.md

AD3552R-EVB HDL Project

Here are some pointers to help you: