e8ff32d6df
Added the capability to set the JESD204 configuration values from a single point in the code and to modify these default settings from the command line for the Xilinx FPGAs in the project. Signed-off-by: Dan Hotoleanu <dan.hotoleanu@analog.com> |
||
---|---|---|
.. | ||
ad6676evb_bd.tcl |