python-schdoc/tests/altium_crap/Circuit Sim/BCD-to-7 Segment Decoder/74LS30.mdl

6 lines
171 B
Plaintext
Raw Normal View History

*LS 8-input NAND - type:digital pkg:DIP14 [DVCC=14;DGND=7;](1,2,3,4,5,6,11,12,8)
.MODEL 74LS30 xsimcode(file="{MODEL_PATH}LS.SCB" func=ls30 {mntymx})
* Origin: 4068.mod