python-schdoc/tests/altium_crap/Circuit Sim/State Machine/74LS08.mdl

6 lines
196 B
Plaintext
Raw Normal View History

*LS Quad 2-input AND - type:digital pkg:DIP14 [DVCC=14;DGND=7;](A:1,2,3)(B:4,5,6)(C:9,10,8)(D:12,13,11)
.MODEL 74LS08 xsimcode(file="{MODEL_PATH}LS.SCB" func=ls08 {mntymx})
* Origin: 2inAnd.mod