python-schdoc/altium_crap/Signal Integrity/Simple FPGA/FPGA_Project1.PrjFpgStructure

3 lines
101 B
Plaintext
Raw Normal View History

Record=TopLevelDocument|FileName=Sheet1.SchDoc
Record=Configuration|Name=Configuration1|DeviceName=