zcy
/
python-schdoc
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity
python-schdoc/altium_crap/Soft Designs/Communication/UART/UART_Serial_Port.Harness

2 lines
56 B
Plaintext
Raw Blame History

WB_MEM_CTRL_SRAM16_A18=D[15..0],A[17..0],CE,WE,OE,UB,LB
Reference in New Issue View Git Blame Copy Permalink