21 lines
1007 B
Plaintext
21 lines
1007 B
Plaintext
;...............................................................................
|
|
;Constraints File
|
|
; Device :
|
|
; Board :
|
|
; Project :
|
|
;
|
|
; Created 22/01/2004
|
|
;...............................................................................
|
|
|
|
;...............................................................................
|
|
Record=FileHeader | Id=DXP Constraints v1.0
|
|
Record=Constraint | TargetKind=Port | TargetId=CLK_REF | FPGA_CLOCK=TRUE
|
|
Record=Constraint | TargetKind=Port | TargetId=CLK_REF | FPGA_CLOCK_FREQUENCY=20 Mhz
|
|
Record=Constraint | TargetKind=Port | TargetId=CLK_BRD | FPGA_CLOCK=TRUE
|
|
Record=Constraint | TargetKind=Port | TargetId=CLK_BRD | FPGA_CLOCK_FREQUENCY=50 Mhz
|
|
Record=Constraint | TargetKind=Port | TargetId=JTAG_NEXUS_TCK | FPGA_CLOCK=TRUE
|
|
Record=Constraint | TargetKind=Port | TargetId=JTAG_NEXUS_TCK | FPGA_CLOCK_FREQUENCY=1 Mhz
|
|
;...............................................................................
|
|
|
|
|