5 lines
3.2 KiB
Plaintext
5 lines
3.2 KiB
Plaintext
Record=TopLevelDocument|FileName=LED_Control.SchDoc
|
|
Record=NEXUS_CORE|ComponentDesignator=U2|BaseComponentDesignator=U2|DocumentName=LED_Control.SchDoc|LibraryReference=DIGITAL_IO|NexusDeviceId=DIGITAL_IO|SubProjectPath= |NEXUS_JTAG_INDEX=0|ComponentUniqueID=MROCLWGN|Description=Configurable Digital IO|Comment=DIGITAL_IO|Component Kind=Standard|ComponentLink1Description=Core &Resource Usage|ComponentLink1URL=CR0134 FPGA Instrument Resource Usage.pdf|ConfigurationParameters={}Version[2.0]{}StorageType[3]{}InterfaceType[Parallel]{}SchCompWidth[140]{}Input0Name[AIN{1}7..0{2}]{}Input0Width[8]{}Input0InitValue[0]{}Input0Kind[LED Digits]{}Input0SegStyle[Red]{}Input0SegRadix[Binary]{}Input1Name[BIN{1}7..0{2}]{}Input1Width[8]{}Input1InitValue[0]{}Input1Kind[LED Digits]{}Input1SegStyle[Green]{}Input1SegRadix[Binary]{}Input2Name[CIN{1}7..0{2}]{}Input2Width[8]{}Input2InitValue[0]{}Input2Kind[LED Digits]{}Input2SegStyle[Black]{}Input2SegRadix[Binary]{}Output0Name[AOUT{1}7..0{2}]{}Output0Width[8]{}Output0InitValue[0]{}Output0Kind[Slider]{}Output1Name[BOUT{1}7..0{2}]{}Output1Width[8]{}Output1InitValue[0]{}Output1Kind[Slider]{}Output2Name[COUT{1}7..0{2}]{}Output2Width[8]{}Output2InitValue[0]{}Output2Kind[Slider]{}Designator[U2]{}InternalID[0]{}|ConfiguratorName=DIGITAL_IO|Core Revision=1.00.00|Footprint= |HelpURL=CR0179 DIGITAL_IO Configurable Digital IO Module.pdf|LastRevisionNo=1.00.00|Library Name=FPGA Instruments.IntLib|Library Reference=DIGITAL_IO|NEXUS_CORE=Instrument|NEXUS_JTAG_DEVICE=True|NEXUS_JTAG_ORDER=0|PCB3D= |Published=28-Jun-2007|Publisher=Altium Limited|Signal Integrity= |Simulation= |UseInDSF=True
|
|
Record=NEXUS_CORE_COMPONENT|BaseComponentDesignator=U2|DocumentName=LED_Control.SchDoc|LibraryReference=DIGITAL_IO|SubProjectPath= |Configuration= |Description=Configurable Digital IO|NexusDeviceId=DIGITAL_IO|SubPartUniqueId1=MROCLWGN|SubPartDocPath1=LED_Control.SchDoc|Comment=DIGITAL_IO|Component Kind=Standard|ComponentLink1Description=Core &Resource Usage|ComponentLink1URL=CR0134 FPGA Instrument Resource Usage.pdf|ConfigurationParameters={}Version[2.0]{}StorageType[3]{}InterfaceType[Parallel]{}SchCompWidth[140]{}Input0Name[AIN{1}7..0{2}]{}Input0Width[8]{}Input0InitValue[0]{}Input0Kind[LED Digits]{}Input0SegStyle[Red]{}Input0SegRadix[Binary]{}Input1Name[BIN{1}7..0{2}]{}Input1Width[8]{}Input1InitValue[0]{}Input1Kind[LED Digits]{}Input1SegStyle[Green]{}Input1SegRadix[Binary]{}Input2Name[CIN{1}7..0{2}]{}Input2Width[8]{}Input2InitValue[0]{}Input2Kind[LED Digits]{}Input2SegStyle[Black]{}Input2SegRadix[Binary]{}Output0Name[AOUT{1}7..0{2}]{}Output0Width[8]{}Output0InitValue[0]{}Output0Kind[Slider]{}Output1Name[BOUT{1}7..0{2}]{}Output1Width[8]{}Output1InitValue[0]{}Output1Kind[Slider]{}Output2Name[COUT{1}7..0{2}]{}Output2Width[8]{}Output2InitValue[0]{}Output2Kind[Slider]{}Designator[U2]{}InternalID[0]{}|ConfiguratorName=DIGITAL_IO|Core Revision=1.00.00|Footprint= |HelpURL=CR0179 DIGITAL_IO Configurable Digital IO Module.pdf|LastRevisionNo=1.00.00|Library Name=FPGA Instruments.IntLib|Library Reference=DIGITAL_IO|NEXUS_CORE=Instrument|NEXUS_JTAG_DEVICE=True|NEXUS_JTAG_ORDER=0|PCB3D= |Published=28-Jun-2007|Publisher=Altium Limited|Signal Integrity= |Simulation= |UseInDSF=True
|
|
Record=Configuration|Name=NB3000XN_04|DeviceName=XC3S1400AN-4FG676C
|