20 lines
959 B
Plaintext
20 lines
959 B
Plaintext
;...............................................................................
|
|
;Constraints File
|
|
; Device :
|
|
; Board :
|
|
; Project :
|
|
;
|
|
; Created 1-11-2007
|
|
;...............................................................................
|
|
|
|
;...............................................................................
|
|
Record=FileHeader | Id=DXP Constraints v1.0
|
|
;...............................................................................
|
|
|
|
;...............................................................................
|
|
Record=Constraint | TargetKind=Port | TargetId=CLK_BRD | FPGA_CLOCK=TRUE
|
|
Record=Constraint | TargetKind=Port | TargetId=CLK_BRD | FPGA_CLOCK_FREQUENCY=30 Mhz
|
|
Record=Constraint | TargetKind=Port | TargetId=JTAG_NEXUS_TCK | FPGA_CLOCK=TRUE
|
|
Record=Constraint | TargetKind=Port | TargetId=JTAG_NEXUS_TCK | FPGA_CLOCK_FREQUENCY=1 Mhz
|
|
;...............................................................................
|