zcy
/
python-schdoc
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity
python-schdoc/tests/altium_crap/VHDL Simulation/16Bit Group Ripple Adder/16Bit Group Ripple Adder.Pr...

3 lines
130 B
Plaintext
Raw Blame History

Record=TopLevelDocument|FileName=16Bit Group Ripple Adder.SchDoc
Record=Configuration|Name=Default - All Constraints|DeviceName=
Reference in New Issue View Git Blame Copy Permalink