2021-09-17 01:09:38 +00:00
|
|
|
RISCV_ARCH := rv32im
|
|
|
|
RISCV_ABI := ilp32
|
|
|
|
RISCV_MCMODEL := medlow
|
|
|
|
|
|
|
|
|
|
|
|
TARGET = spi_master
|
|
|
|
|
|
|
|
|
|
|
|
#CFLAGS += -DSIMULATION
|
|
|
|
#CFLAGS += -O2
|
|
|
|
#ASM_SRCS +=
|
|
|
|
#LDFLAGS +=
|
|
|
|
#INCLUDES += -I.
|
|
|
|
|
|
|
|
C_SRCS := \
|
2021-10-22 01:02:43 +00:00
|
|
|
main.c
|
2021-09-17 01:09:38 +00:00
|
|
|
|
|
|
|
|
|
|
|
BSP_DIR = ../../bsp
|
|
|
|
include ../../bsp/bsp.mk
|