2021-05-02 06:51:12 +00:00
|
|
|
|
|
|
|
# 时钟引脚
|
2021-05-20 03:05:39 +00:00
|
|
|
set_property IOSTANDARD LVCMOS33 [get_ports clk_50m_i]
|
|
|
|
set_property PACKAGE_PIN N14 [get_ports clk_50m_i]
|
2021-05-02 06:51:12 +00:00
|
|
|
|
2021-07-03 07:09:13 +00:00
|
|
|
# 时钟约束50MHz
|
|
|
|
create_clock -add -name SYS_CLK -period 20.00 [get_ports clk_50m_i]
|
|
|
|
|
2021-05-02 06:51:12 +00:00
|
|
|
# 复位引脚
|
|
|
|
set_property IOSTANDARD LVCMOS33 [get_ports rst_ext_ni]
|
|
|
|
set_property PACKAGE_PIN L13 [get_ports rst_ext_ni]
|
|
|
|
|
|
|
|
# CPU停住指示引脚
|
|
|
|
set_property IOSTANDARD LVCMOS33 [get_ports halted_ind_pin]
|
|
|
|
set_property PACKAGE_PIN P15 [get_ports halted_ind_pin]
|
|
|
|
|
|
|
|
# 串口发送引脚
|
|
|
|
set_property IOSTANDARD LVCMOS33 [get_ports uart_tx_pin]
|
|
|
|
set_property PACKAGE_PIN M6 [get_ports uart_tx_pin]
|
|
|
|
|
|
|
|
# 串口接收引脚
|
|
|
|
set_property IOSTANDARD LVCMOS33 [get_ports uart_rx_pin]
|
|
|
|
set_property PACKAGE_PIN N6 [get_ports uart_rx_pin]
|
|
|
|
|
2021-08-19 01:44:36 +00:00
|
|
|
# I2C0 SCL引脚
|
|
|
|
set_property IOSTANDARD LVCMOS33 [get_ports i2c_scl_pin]
|
|
|
|
set_property PACKAGE_PIN R10 [get_ports i2c_scl_pin]
|
|
|
|
|
|
|
|
# I2C0 SDA引脚
|
|
|
|
set_property IOSTANDARD LVCMOS33 [get_ports i2c_sda_pin]
|
|
|
|
set_property PACKAGE_PIN R11 [get_ports i2c_sda_pin]
|
|
|
|
|
2021-05-02 06:51:12 +00:00
|
|
|
# GPIO0引脚
|
|
|
|
set_property IOSTANDARD LVCMOS33 [get_ports {gpio_pins[0]}]
|
|
|
|
set_property PACKAGE_PIN P16 [get_ports {gpio_pins[0]}]
|
|
|
|
|
|
|
|
# GPIO1引脚
|
|
|
|
set_property IOSTANDARD LVCMOS33 [get_ports {gpio_pins[1]}]
|
|
|
|
set_property PACKAGE_PIN T15 [get_ports {gpio_pins[1]}]
|
|
|
|
|
|
|
|
# JTAG TCK引脚
|
|
|
|
set_property IOSTANDARD LVCMOS33 [get_ports jtag_TCK_pin]
|
|
|
|
set_property PACKAGE_PIN N11 [get_ports jtag_TCK_pin]
|
|
|
|
|
2021-07-03 07:09:13 +00:00
|
|
|
# 1MHZ
|
|
|
|
#create_clock -name JTAG_CLK -period 1000 [get_ports jtag_TCK_pin]
|
2021-05-02 06:51:12 +00:00
|
|
|
|
|
|
|
# JTAG TMS引脚
|
|
|
|
set_property IOSTANDARD LVCMOS33 [get_ports jtag_TMS_pin]
|
|
|
|
set_property PACKAGE_PIN N3 [get_ports jtag_TMS_pin]
|
2021-07-03 07:09:13 +00:00
|
|
|
#set_input_delay -clock JTAG_CLK 500 [get_ports jtag_TMS_pin]
|
2021-05-02 06:51:12 +00:00
|
|
|
|
|
|
|
# JTAG TDI引脚
|
|
|
|
set_property IOSTANDARD LVCMOS33 [get_ports jtag_TDI_pin]
|
|
|
|
set_property PACKAGE_PIN N2 [get_ports jtag_TDI_pin]
|
2021-07-03 07:09:13 +00:00
|
|
|
#set_input_delay -clock JTAG_CLK 500 [get_ports jtag_TDI_pin]
|
2021-05-02 06:51:12 +00:00
|
|
|
|
|
|
|
# JTAG TDO引脚
|
|
|
|
set_property IOSTANDARD LVCMOS33 [get_ports jtag_TDO_pin]
|
|
|
|
set_property PACKAGE_PIN M1 [get_ports jtag_TDO_pin]
|
2021-07-03 07:09:13 +00:00
|
|
|
#set_output_delay -clock JTAG_CLK 500 [get_ports jtag_TDO_pin]
|
2021-05-02 06:51:12 +00:00
|
|
|
|
|
|
|
set_property BITSTREAM.CONFIG.SPI_BUSWIDTH 4 [current_design]
|
|
|
|
set_property CONFIG_MODE SPIx4 [current_design]
|
|
|
|
set_property BITSTREAM.CONFIG.CONFIGRATE 50 [current_design]
|