liangkangnan
|
e26dda807e
|
README: update
Signed-off-by: liangkangnan <liangkangnan@163.com>
|
2021-06-08 19:35:29 +08:00 |
liangkangnan
|
f9f78976fb
|
rtl: core: optimize mem access
Signed-off-by: liangkangnan <liangkangnan@163.com>
|
2021-06-05 20:00:15 +08:00 |
liangkangnan
|
6121a21322
|
rtl: top: make jtag host highest priority
Signed-off-by: liangkangnan <liangkangnan@163.com>
|
2021-06-05 19:59:07 +08:00 |
liangkangnan
|
4436e0cc6a
|
tools: update openocd for win
Signed-off-by: liangkangnan <liangkangnan@163.com>
|
2021-06-05 19:48:41 +08:00 |
liangkangnan
|
b7b8572542
|
tb: add tests type macro
Signed-off-by: liangkangnan <liangkangnan@163.com>
|
2021-06-05 16:59:26 +08:00 |
liangkangnan
|
d9a1f89fd2
|
tests: riscv-compliance: add support
Signed-off-by: liangkangnan <liangkangnan@163.com>
|
2021-06-05 16:02:02 +08:00 |
liangkangnan
|
6059c4c3a7
|
tests: isa: add support
Signed-off-by: liangkangnan <liangkangnan@163.com>
|
2021-06-05 15:11:33 +08:00 |
liangkangnan
|
c847244c5b
|
rtl: perips: fix machine timer
Signed-off-by: liangkangnan <liangkangnan@163.com>
|
2021-06-03 09:23:50 +08:00 |
liangkangnan
|
646bc96419
|
openocd: update
Signed-off-by: liangkangnan <liangkangnan@163.com>
|
2021-05-31 14:07:36 +08:00 |
liangkangnan
|
6d8015727e
|
temp commit
Signed-off-by: liangkangnan <liangkangnan@163.com>
|
2021-05-31 10:27:01 +08:00 |
liangkangnan
|
247a5b6354
|
temp commit
Signed-off-by: liangkangnan <liangkangnan@163.com>
|
2021-05-28 15:10:37 +08:00 |
liangkangnan
|
cd9ac0adae
|
debug: change dmi addr bits to 7
Signed-off-by: liangkangnan <liangkangnan@163.com>
|
2021-05-28 10:37:50 +08:00 |
liangkangnan
|
fb461a6176
|
temp commit
Signed-off-by: liangkangnan <liangkangnan@163.com>
|
2021-05-25 11:45:53 +08:00 |
liangkangnan
|
c6163aaff1
|
temp commit
Signed-off-by: liangkangnan <liangkangnan@163.com>
|
2021-05-25 09:41:00 +08:00 |
liangkangnan
|
fd5413791d
|
example: coremark: print tips after uart init
Signed-off-by: liangkangnan <liangkangnan@163.com>
|
2021-05-22 15:26:24 +08:00 |
liangkangnan
|
87849fbd35
|
README: update
Signed-off-by: liangkangnan <liangkangnan@163.com>
|
2021-05-21 17:08:46 +08:00 |
liangkangnan
|
5353371516
|
doc: add obi spec
Signed-off-by: liangkangnan <liangkangnan@163.com>
|
2021-05-21 17:06:39 +08:00 |
liangkangnan
|
bffeebd0bf
|
example:simple: add -g flag
Signed-off-by: liangkangnan <liangkangnan@163.com>
|
2021-05-21 17:05:56 +08:00 |
liangkangnan
|
b98e1c5538
|
bsp: use self-build gcc
Signed-off-by: liangkangnan <liangkangnan@163.com>
|
2021-05-21 14:19:50 +08:00 |
liangkangnan
|
af63e677d9
|
example: fix freertos
Signed-off-by: liangkangnan <liangkangnan@163.com>
|
2021-05-21 09:50:21 +08:00 |
liangkangnan
|
01c3159a83
|
use larger ram
Signed-off-by: liangkangnan <liangkangnan@163.com>
|
2021-05-21 09:43:34 +08:00 |
liangkangnan
|
a67fba652d
|
add mmcm module for xilinx fpga
Signed-off-by: liangkangnan <liangkangnan@163.com>
|
2021-05-20 11:05:39 +08:00 |
liangkangnan
|
5efa66ee64
|
debug: fix breakpoint
Signed-off-by: liangkangnan <liangkangnan@163.com>
|
2021-05-19 19:09:17 +08:00 |
liangkangnan
|
c7a374acb8
|
temp commit
Signed-off-by: liangkangnan <liangkangnan@163.com>
|
2021-05-19 16:09:39 +08:00 |
liangkangnan
|
f08fd1b17e
|
debug: fix step
Signed-off-by: liangkangnan <liangkangnan@163.com>
|
2021-05-19 15:35:11 +08:00 |
liangkangnan
|
6cd6532423
|
example: add uart loopback
Signed-off-by: liangkangnan <liangkangnan@163.com>
|
2021-05-17 16:56:52 +08:00 |
liangkangnan
|
136dc45a09
|
change core clock to 25MHZ
Signed-off-by: liangkangnan <liangkangnan@163.com>
|
2021-05-17 16:40:25 +08:00 |
liangkangnan
|
536d28ede3
|
temp commit
Signed-off-by: liangkangnan <liangkangnan@163.com>
|
2021-05-17 10:22:04 +08:00 |
liangkangnan
|
b0f4592322
|
temp commit
Signed-off-by: liangkangnan <liangkangnan@163.com>
|
2021-05-15 14:52:30 +08:00 |
liangkangnan
|
6e466fbbf7
|
add perips
Signed-off-by: liangkangnan <liangkangnan@163.com>
|
2021-05-14 21:00:57 +08:00 |
liangkangnan
|
5811bdde13
|
debug: add hw breakpoint support
Signed-off-by: liangkangnan <liangkangnan@163.com>
|
2021-05-14 14:37:47 +08:00 |
liangkangnan
|
b02b38bddc
|
temp commit
Signed-off-by: liangkangnan <liangkangnan@163.com>
|
2021-05-11 16:21:58 +08:00 |
liangkangnan
|
36147d9391
|
temp commit
Signed-off-by: liangkangnan <liangkangnan@163.com>
|
2021-05-11 10:35:36 +08:00 |
liangkangnan
|
4a4c08bc69
|
temp commit
Signed-off-by: liangkangnan <liangkangnan@163.com>
|
2021-05-04 21:11:43 +08:00 |
liangkangnan
|
10d8d35a13
|
rtl: fix combilation loop
Signed-off-by: liangkangnan <liangkangnan@163.com>
|
2021-05-02 14:51:12 +08:00 |
liangkangnan
|
738fba1d6f
|
temp commit
Signed-off-by: liangkangnan <liangkangnan@163.com>
|
2021-04-30 18:27:30 +08:00 |
liangkangnan
|
53865371ce
|
temp commit
Signed-off-by: liangkangnan <liangkangnan@163.com>
|
2021-04-30 16:41:24 +08:00 |
liangkangnan
|
dfa8bf490e
|
bus: fix bug
Signed-off-by: liangkangnan <liangkangnan@163.com>
|
2021-04-30 08:59:10 +08:00 |
liangkangnan
|
f9412fca3c
|
temp commit
Signed-off-by: liangkangnan <liangkangnan@163.com>
|
2021-04-29 19:27:25 +08:00 |
liangkangnan
|
77812d60df
|
temp commit
Signed-off-by: liangkangnan <liangkangnan@163.com>
|
2021-04-26 14:08:26 +08:00 |
liangkangnan
|
4da79b6046
|
debug: add sba module
Signed-off-by: liangkangnan <liangkangnan@163.com>
|
2021-04-26 09:48:19 +08:00 |
liangkangnan
|
65a26842c4
|
temp commit
Signed-off-by: liangkangnan <liangkangnan@163.com>
|
2021-04-25 19:34:21 +08:00 |
liangkangnan
|
ec65381ba9
|
temp commit
Signed-off-by: liangkangnan <liangkangnan@163.com>
|
2021-04-25 17:14:09 +08:00 |
liangkangnan
|
462cc4c786
|
temp commit
Signed-off-by: liangkangnan <liangkangnan@163.com>
|
2021-04-13 19:49:09 +08:00 |
liangkangnan
|
05e2441d24
|
temp commit
Signed-off-by: liangkangnan <liangkangnan@163.com>
|
2021-04-13 16:34:00 +08:00 |
liangkangnan
|
9ac1b31965
|
rtl: add reset module
Signed-off-by: liangkangnan <liangkangnan@163.com>
|
2021-04-13 14:12:47 +08:00 |
liangkangnan
|
7803e89d68
|
temp commit
Signed-off-by: liangkangnan <liangkangnan@163.com>
|
2021-04-13 11:10:06 +08:00 |
liangkangnan
|
e53f681063
|
rtl: optimize csr regs
Signed-off-by: liangkangnan <liangkangnan@163.com>
|
2021-04-13 09:25:29 +08:00 |
liangkangnan
|
bd2d372c66
|
temp commit
Signed-off-by: liangkangnan <liangkangnan@163.com>
|
2021-04-12 19:18:35 +08:00 |
liangkangnan
|
16fa475ba7
|
rtl:perips: remove vld rdy signals
Signed-off-by: liangkangnan <liangkangnan@163.com>
|
2021-04-09 20:47:00 +08:00 |