liangkangnan
|
01c3159a83
|
use larger ram
Signed-off-by: liangkangnan <liangkangnan@163.com>
|
2021-05-21 09:43:34 +08:00 |
|
liangkangnan
|
a67fba652d
|
add mmcm module for xilinx fpga
Signed-off-by: liangkangnan <liangkangnan@163.com>
|
2021-05-20 11:05:39 +08:00 |
|
liangkangnan
|
5efa66ee64
|
debug: fix breakpoint
Signed-off-by: liangkangnan <liangkangnan@163.com>
|
2021-05-19 19:09:17 +08:00 |
|
liangkangnan
|
f08fd1b17e
|
debug: fix step
Signed-off-by: liangkangnan <liangkangnan@163.com>
|
2021-05-19 15:35:11 +08:00 |
|
liangkangnan
|
136dc45a09
|
change core clock to 25MHZ
Signed-off-by: liangkangnan <liangkangnan@163.com>
|
2021-05-17 16:40:25 +08:00 |
|
liangkangnan
|
536d28ede3
|
temp commit
Signed-off-by: liangkangnan <liangkangnan@163.com>
|
2021-05-17 10:22:04 +08:00 |
|
liangkangnan
|
6e466fbbf7
|
add perips
Signed-off-by: liangkangnan <liangkangnan@163.com>
|
2021-05-14 21:00:57 +08:00 |
|
liangkangnan
|
5811bdde13
|
debug: add hw breakpoint support
Signed-off-by: liangkangnan <liangkangnan@163.com>
|
2021-05-14 14:37:47 +08:00 |
|
liangkangnan
|
b02b38bddc
|
temp commit
Signed-off-by: liangkangnan <liangkangnan@163.com>
|
2021-05-11 16:21:58 +08:00 |
|
liangkangnan
|
36147d9391
|
temp commit
Signed-off-by: liangkangnan <liangkangnan@163.com>
|
2021-05-11 10:35:36 +08:00 |
|
liangkangnan
|
4a4c08bc69
|
temp commit
Signed-off-by: liangkangnan <liangkangnan@163.com>
|
2021-05-04 21:11:43 +08:00 |
|
liangkangnan
|
10d8d35a13
|
rtl: fix combilation loop
Signed-off-by: liangkangnan <liangkangnan@163.com>
|
2021-05-02 14:51:12 +08:00 |
|
liangkangnan
|
738fba1d6f
|
temp commit
Signed-off-by: liangkangnan <liangkangnan@163.com>
|
2021-04-30 18:27:30 +08:00 |
|
liangkangnan
|
53865371ce
|
temp commit
Signed-off-by: liangkangnan <liangkangnan@163.com>
|
2021-04-30 16:41:24 +08:00 |
|
liangkangnan
|
dfa8bf490e
|
bus: fix bug
Signed-off-by: liangkangnan <liangkangnan@163.com>
|
2021-04-30 08:59:10 +08:00 |
|
liangkangnan
|
f9412fca3c
|
temp commit
Signed-off-by: liangkangnan <liangkangnan@163.com>
|
2021-04-29 19:27:25 +08:00 |
|
liangkangnan
|
77812d60df
|
temp commit
Signed-off-by: liangkangnan <liangkangnan@163.com>
|
2021-04-26 14:08:26 +08:00 |
|
liangkangnan
|
4da79b6046
|
debug: add sba module
Signed-off-by: liangkangnan <liangkangnan@163.com>
|
2021-04-26 09:48:19 +08:00 |
|
liangkangnan
|
ec65381ba9
|
temp commit
Signed-off-by: liangkangnan <liangkangnan@163.com>
|
2021-04-25 17:14:09 +08:00 |
|
liangkangnan
|
462cc4c786
|
temp commit
Signed-off-by: liangkangnan <liangkangnan@163.com>
|
2021-04-13 19:49:09 +08:00 |
|
liangkangnan
|
05e2441d24
|
temp commit
Signed-off-by: liangkangnan <liangkangnan@163.com>
|
2021-04-13 16:34:00 +08:00 |
|
liangkangnan
|
9ac1b31965
|
rtl: add reset module
Signed-off-by: liangkangnan <liangkangnan@163.com>
|
2021-04-13 14:12:47 +08:00 |
|
liangkangnan
|
7803e89d68
|
temp commit
Signed-off-by: liangkangnan <liangkangnan@163.com>
|
2021-04-13 11:10:06 +08:00 |
|
liangkangnan
|
e53f681063
|
rtl: optimize csr regs
Signed-off-by: liangkangnan <liangkangnan@163.com>
|
2021-04-13 09:25:29 +08:00 |
|
liangkangnan
|
bd2d372c66
|
temp commit
Signed-off-by: liangkangnan <liangkangnan@163.com>
|
2021-04-12 19:18:35 +08:00 |
|
liangkangnan
|
16fa475ba7
|
rtl:perips: remove vld rdy signals
Signed-off-by: liangkangnan <liangkangnan@163.com>
|
2021-04-09 20:47:00 +08:00 |
|
liangkangnan
|
ad775ef316
|
temp commit
Signed-off-by: liangkangnan <liangkangnan@163.com>
|
2021-04-09 20:27:33 +08:00 |
|
liangkangnan
|
f1f09584ee
|
optimize ifu and lsu
Signed-off-by: liangkangnan <liangkangnan@163.com>
|
2021-04-09 20:22:34 +08:00 |
|
liangkangnan
|
e3667e0ddd
|
temp commit
Signed-off-by: liangkangnan <liangkangnan@163.com>
|
2021-04-01 11:29:00 +08:00 |
|
liangkangnan
|
9943d02600
|
temp commit
Signed-off-by: liangkangnan <liangkangnan@163.com>
|
2021-03-31 18:00:19 +08:00 |
|
liangkangnan
|
c070f0b49d
|
temp commit
Signed-off-by: liangkangnan <liangkangnan@163.com>
|
2021-03-31 15:25:22 +08:00 |
Blue Liang
|
8214134b89
|
tmp commit, unstable
Signed-off-by: liangkangnan <liangkangnan@163.com>
|
2021-03-29 15:14:50 +08:00 |
|
liangkangnan
|
fdc776ab5e
|
rtl: debug: support reset cmd
Signed-off-by: liangkangnan <liangkangnan@163.com>
|
2020-12-06 20:06:12 +08:00 |
|
liangkangnan
|
f03f42fc9b
|
rtl: add reset ctrl module
Signed-off-by: liangkangnan <liangkangnan@163.com>
|
2020-11-18 22:15:08 +08:00 |
|
liangkangnan
|
5c9f1a140e
|
rtl: add mem access misaligned exception
Signed-off-by: liangkangnan <liangkangnan@163.com>
|
2020-11-08 22:08:03 +08:00 |
|
Blue Liang
|
60a4f7d6df
|
rtl: add generate block name
Signed-off-by: liangkangnan <liangkangnan@163.com>
|
2020-10-26 17:01:04 +08:00 |
|
liangkangnan
|
2b44f1e8f3
|
first release
Signed-off-by: liangkangnan <liangkangnan@163.com>
|
2020-10-23 21:26:18 +08:00 |
|
liangkangnan
|
4876225f60
|
rtl: utils: add full handshake CDC source
Signed-off-by: liangkangnan <liangkangnan@163.com>
|
2020-09-23 21:39:20 +08:00 |
|
liangkangnan
|
386ba909ba
|
rtl: jtag: handle DM module in cpu clock domain
Signed-off-by: liangkangnan <liangkangnan@163.com>
|
2020-09-23 21:37:00 +08:00 |
|
liangkangnan
|
633a1d0b15
|
rtl: debug: fix latch
Signed-off-by: liangkangnan <liangkangnan@163.com>
|
2020-09-20 22:18:58 +08:00 |
|
liangkangnan
|
29623c8d2a
|
rtl: div: fix error
Signed-off-by: liangkangnan <liangkangnan@163.com>
|
2020-09-14 22:22:42 +08:00 |
|
liangkangnan
|
045f482fe1
|
rtl: jtag: optimization
Signed-off-by: liangkangnan <liangkangnan@163.com>
|
2020-09-13 17:47:18 +08:00 |
|
liangkangnan
|
8c3d7ac932
|
rtl: div: timing optimization
Signed-off-by: liangkangnan <liangkangnan@163.com>
|
2020-09-12 14:17:34 +08:00 |
|
liangkangnan
|
8468303ba7
|
rtl: add gen_buf.v
Signed-off-by: liangkangnan <liangkangnan@163.com>
|
2020-09-12 14:14:59 +08:00 |
|
liangkangnan
|
b57bfe7736
|
rtl: timing optimization
Signed-off-by: liangkangnan <liangkangnan@163.com>
|
2020-09-09 21:00:14 +08:00 |
|
liangkangnan
|
a4a723e1e7
|
rtl: add gen_dff.v
Signed-off-by: liangkangnan <liangkangnan@163.com>
|
2020-09-09 20:58:08 +08:00 |
|
liangkangnan
|
b6754f002c
|
rtl: div: optimization
Signed-off-by: liangkangnan <liangkangnan@163.com>
|
2020-09-06 23:17:56 +08:00 |
|
liangkangnan
|
0ed81ff1a8
|
rtl: remove unused signals
Signed-off-by: liangkangnan <liangkangnan@163.com>
|
2020-08-29 22:35:43 +08:00 |
|
liangkangnan
|
10a3df3e5a
|
rtl: core: fix sync interrupt
Signed-off-by: liangkangnan <liangkangnan@163.com>
|
2020-08-15 16:05:06 +08:00 |
|
Blue Liang
|
fccb920070
|
rtl: core: optimization
Signed-off-by: liangkangnan <liangkangnan@163.com>
|
2020-08-13 09:01:27 +08:00 |