tinyriscv/sim/.gitignore

7 lines
49 B
Plaintext

testbench_verilator
*.log
*.vcd
*.bin
cobj_dir/