271 lines
6.6 KiB
Verilog
271 lines
6.6 KiB
Verilog
/*
|
|
Copyright 2020 Blue Liang, liangkangnan@163.com
|
|
|
|
Licensed under the Apache License, Version 2.0 (the "License");
|
|
you may not use this file except in compliance with the License.
|
|
You may obtain a copy of the License at
|
|
|
|
http://www.apache.org/licenses/LICENSE-2.0
|
|
|
|
Unless required by applicable law or agreed to in writing, software
|
|
distributed under the License is distributed on an "AS IS" BASIS,
|
|
WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
|
|
See the License for the specific language governing permissions and
|
|
limitations under the License.
|
|
*/
|
|
|
|
`include "defines.v"
|
|
|
|
|
|
module tinyriscv_soc_top(
|
|
|
|
input wire clk,
|
|
input wire rst,
|
|
|
|
output reg over,
|
|
output reg succ,
|
|
|
|
output wire halted_ind,
|
|
|
|
input wire jtag_TCK,
|
|
input wire jtag_TMS,
|
|
input wire jtag_TDI,
|
|
output wire jtag_TDO
|
|
|
|
);
|
|
|
|
|
|
// master 0 interface
|
|
wire[`MemAddrBus] m0_addr_i;
|
|
wire[`MemBus] m0_data_i;
|
|
wire[`MemBus] m0_data_o;
|
|
wire m0_ack_o;
|
|
wire m0_req_i;
|
|
wire m0_we_i;
|
|
|
|
// master 1 interface
|
|
wire[`MemAddrBus] m1_addr_i;
|
|
wire[`MemBus] m1_data_i;
|
|
wire[`MemBus] m1_data_o;
|
|
wire m1_ack_o;
|
|
wire m1_req_i;
|
|
wire m1_we_i;
|
|
|
|
// master 2 interface
|
|
wire[`MemAddrBus] m2_addr_i;
|
|
wire[`MemBus] m2_data_i;
|
|
wire[`MemBus] m2_data_o;
|
|
wire m2_ack_o;
|
|
wire m2_req_i;
|
|
wire m2_we_i;
|
|
|
|
// slave 0 interface
|
|
wire[`MemAddrBus] s0_addr_o;
|
|
wire[`MemBus] s0_data_o;
|
|
wire[`MemBus] s0_data_i;
|
|
wire s0_ack_i;
|
|
wire s0_req_o;
|
|
wire s0_we_o;
|
|
|
|
// slave 1 interface
|
|
wire[`MemAddrBus] s1_addr_o;
|
|
wire[`MemBus] s1_data_o;
|
|
wire[`MemBus] s1_data_i;
|
|
wire s1_ack_i;
|
|
wire s1_req_o;
|
|
wire s1_we_o;
|
|
|
|
// slave 2 interface
|
|
wire[`MemAddrBus] s2_addr_o;
|
|
wire[`MemBus] s2_data_o;
|
|
wire[`MemBus] s2_data_i;
|
|
wire s2_ack_i;
|
|
wire s2_req_o;
|
|
wire s2_we_o;
|
|
|
|
// rib
|
|
wire rib_hold_flag_o;
|
|
|
|
// jtag
|
|
wire jtag_halt_req_o;
|
|
wire jtag_reset_req_o;
|
|
reg jtag_rst;
|
|
reg[2:0] jtag_rst_cnt;
|
|
wire[`RegAddrBus] jtag_reg_addr_o;
|
|
wire[`RegBus] jtag_reg_data_o;
|
|
wire jtag_reg_we_o;
|
|
wire[`RegBus] jtag_reg_data_i;
|
|
|
|
// tinyriscv
|
|
wire[`INT_BUS] int_flag;
|
|
|
|
// timer0
|
|
wire timer0_int;
|
|
|
|
|
|
assign int_flag = {7'h0, timer0_int};
|
|
|
|
assign halted_ind = ~jtag_halt_req_o;
|
|
|
|
|
|
always @ (posedge clk) begin
|
|
if (rst == `RstEnable) begin
|
|
over <= 1'b1;
|
|
succ <= 1'b1;
|
|
end else begin
|
|
over <= ~u_tinyriscv.u_regs.regs[26]; // when = 1, run over
|
|
succ <= ~u_tinyriscv.u_regs.regs[27]; // when = 1, succ
|
|
end
|
|
end
|
|
|
|
|
|
tinyriscv u_tinyriscv(
|
|
.clk(clk),
|
|
.rst(rst),
|
|
.rib_ex_addr_o(m0_addr_i),
|
|
.rib_ex_data_i(m0_data_o),
|
|
.rib_ex_data_o(m0_data_i),
|
|
.rib_ex_req_o(m0_req_i),
|
|
.rib_ex_we_o(m0_we_i),
|
|
|
|
.rib_pc_addr_o(m1_addr_i),
|
|
.rib_pc_data_i(m1_data_o),
|
|
|
|
.jtag_reg_addr_i(jtag_reg_addr_o),
|
|
.jtag_reg_data_i(jtag_reg_data_o),
|
|
.jtag_reg_we_i(jtag_reg_we_o),
|
|
.jtag_reg_data_o(jtag_reg_data_i),
|
|
|
|
.rib_hold_flag_i(rib_hold_flag_o),
|
|
.jtag_halt_flag_i(jtag_halt_req_o),
|
|
.jtag_reset_flag_i(jtag_reset_req_o),
|
|
|
|
.int_i(int_flag)
|
|
);
|
|
|
|
rom u_rom(
|
|
.clk(clk),
|
|
.rst(rst),
|
|
.we_i(s0_we_o),
|
|
.addr_i(s0_addr_o),
|
|
.data_i(s0_data_o),
|
|
.req_i(s0_req_o),
|
|
.data_o(s0_data_i),
|
|
.ack_o(s0_ack_i)
|
|
);
|
|
|
|
ram u_ram(
|
|
.clk(clk),
|
|
.rst(rst),
|
|
.we_i(s1_we_o),
|
|
.addr_i(s1_addr_o),
|
|
.data_i(s1_data_o),
|
|
.req_i(s1_req_o),
|
|
.data_o(s1_data_i),
|
|
.ack_o(s1_ack_i)
|
|
);
|
|
|
|
timer timer_0(
|
|
.clk(clk),
|
|
.rst(rst),
|
|
.data_i(s2_data_o),
|
|
.addr_i(s2_addr_o),
|
|
.we_i(s2_we_o),
|
|
.data_o(s2_data_i),
|
|
.int_sig_o(timer0_int),
|
|
.req_i(s2_req_o),
|
|
.ack_o(s2_ack_i)
|
|
);
|
|
|
|
rib u_rib(
|
|
.clk(clk),
|
|
.rst(rst),
|
|
|
|
// master 0 interface
|
|
.m0_addr_i(m0_addr_i),
|
|
.m0_data_i(m0_data_i),
|
|
.m0_data_o(m0_data_o),
|
|
.m0_ack_o(m0_ack_o),
|
|
.m0_req_i(m0_req_i),
|
|
.m0_we_i(m0_we_i),
|
|
|
|
// master 1 interface
|
|
.m1_addr_i(m1_addr_i),
|
|
.m1_data_i(`ZeroWord),
|
|
.m1_data_o(m1_data_o),
|
|
.m1_ack_o(m1_ack_o),
|
|
.m1_req_i(`RIB_REQ),
|
|
.m1_we_i(`WriteDisable),
|
|
|
|
// master 2 interface
|
|
.m2_addr_i(m2_addr_i),
|
|
.m2_data_i(m2_data_i),
|
|
.m2_data_o(m2_data_o),
|
|
.m2_ack_o(m2_ack_o),
|
|
.m2_req_i(m2_req_i),
|
|
.m2_we_i(m2_we_i),
|
|
|
|
// slave 0 interface
|
|
.s0_addr_o(s0_addr_o),
|
|
.s0_data_o(s0_data_o),
|
|
.s0_data_i(s0_data_i),
|
|
.s0_ack_i(s0_ack_i),
|
|
.s0_req_o(s0_req_o),
|
|
.s0_we_o(s0_we_o),
|
|
|
|
// slave 1 interface
|
|
.s1_addr_o(s1_addr_o),
|
|
.s1_data_o(s1_data_o),
|
|
.s1_data_i(s1_data_i),
|
|
.s1_ack_i(s1_ack_i),
|
|
.s1_req_o(s1_req_o),
|
|
.s1_we_o(s1_we_o),
|
|
|
|
// slave 2 interface
|
|
.s2_addr_o(s2_addr_o),
|
|
.s2_data_o(s2_data_o),
|
|
.s2_data_i(s2_data_i),
|
|
.s2_ack_i(s2_ack_i),
|
|
.s2_req_o(s2_req_o),
|
|
.s2_we_o(s2_we_o),
|
|
|
|
.hold_flag_o(rib_hold_flag_o)
|
|
);
|
|
|
|
|
|
// jtag module reset logic
|
|
always @ (posedge clk) begin
|
|
if (rst == `RstEnable) begin
|
|
jtag_rst <= 1'b1;
|
|
jtag_rst_cnt <= 3'h0;
|
|
end else begin
|
|
if (jtag_rst_cnt < 3'h5) begin
|
|
jtag_rst <= ~jtag_rst;
|
|
jtag_rst_cnt <= jtag_rst_cnt + 1'b1;
|
|
end else begin
|
|
jtag_rst <= 1'b1;
|
|
end
|
|
end
|
|
end
|
|
|
|
jtag_top u_jtag_top(
|
|
.jtag_rst_n(jtag_rst),
|
|
.jtag_pin_TCK(jtag_TCK),
|
|
.jtag_pin_TMS(jtag_TMS),
|
|
.jtag_pin_TDI(jtag_TDI),
|
|
.jtag_pin_TDO(jtag_TDO),
|
|
.reg_we_o(jtag_reg_we_o),
|
|
.reg_addr_o(jtag_reg_addr_o),
|
|
.reg_wdata_o(jtag_reg_data_o),
|
|
.reg_rdata_i(jtag_reg_data_i),
|
|
.mem_we_o(m2_we_i),
|
|
.mem_addr_o(m2_addr_i),
|
|
.mem_wdata_o(m2_data_i),
|
|
.mem_rdata_i(m2_data_o),
|
|
.op_req_o(m2_req_i),
|
|
.halt_req_o(jtag_halt_req_o),
|
|
.reset_req_o(jtag_reset_req_o)
|
|
);
|
|
|
|
endmodule
|