zcy
/
tinyriscv
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity
tinyriscv/tests/isa/generated
History
Blue Liang 9420b85796 add div inst 
Signed-off-by: Blue Liang <liangkangnan@163.com>
 		2020-01-13 08:26:41 +08:00
..
rv32ui-p-add first release 2019-12-04 08:47:19 +08:00
rv32ui-p-add.bin first release 2019-12-04 08:47:19 +08:00
rv32ui-p-add.dump first release 2019-12-04 08:47:19 +08:00
rv32ui-p-add.verilog first release 2019-12-04 08:47:19 +08:00
rv32ui-p-addi first release 2019-12-04 08:47:19 +08:00
rv32ui-p-addi.bin first release 2019-12-04 08:47:19 +08:00
rv32ui-p-addi.dump first release 2019-12-04 08:47:19 +08:00
rv32ui-p-addi.verilog first release 2019-12-04 08:47:19 +08:00
rv32ui-p-and first release 2019-12-04 08:47:19 +08:00
rv32ui-p-and.bin first release 2019-12-04 08:47:19 +08:00
rv32ui-p-and.dump first release 2019-12-04 08:47:19 +08:00
rv32ui-p-and.verilog first release 2019-12-04 08:47:19 +08:00
rv32ui-p-andi first release 2019-12-04 08:47:19 +08:00
rv32ui-p-andi.bin first release 2019-12-04 08:47:19 +08:00
rv32ui-p-andi.dump first release 2019-12-04 08:47:19 +08:00
rv32ui-p-andi.verilog first release 2019-12-04 08:47:19 +08:00
rv32ui-p-auipc first release 2019-12-04 08:47:19 +08:00
rv32ui-p-auipc.bin first release 2019-12-04 08:47:19 +08:00
rv32ui-p-auipc.dump first release 2019-12-04 08:47:19 +08:00
rv32ui-p-auipc.verilog first release 2019-12-04 08:47:19 +08:00
rv32ui-p-beq first release 2019-12-04 08:47:19 +08:00
rv32ui-p-beq.bin first release 2019-12-04 08:47:19 +08:00
rv32ui-p-beq.dump first release 2019-12-04 08:47:19 +08:00
rv32ui-p-beq.verilog first release 2019-12-04 08:47:19 +08:00
rv32ui-p-bge first release 2019-12-04 08:47:19 +08:00
rv32ui-p-bge.bin first release 2019-12-04 08:47:19 +08:00
rv32ui-p-bge.dump first release 2019-12-04 08:47:19 +08:00
rv32ui-p-bge.verilog first release 2019-12-04 08:47:19 +08:00
rv32ui-p-bgeu first release 2019-12-04 08:47:19 +08:00
rv32ui-p-bgeu.bin first release 2019-12-04 08:47:19 +08:00
rv32ui-p-bgeu.dump first release 2019-12-04 08:47:19 +08:00
rv32ui-p-bgeu.verilog first release 2019-12-04 08:47:19 +08:00
rv32ui-p-blt first release 2019-12-04 08:47:19 +08:00
rv32ui-p-blt.bin first release 2019-12-04 08:47:19 +08:00
rv32ui-p-blt.dump first release 2019-12-04 08:47:19 +08:00
rv32ui-p-blt.verilog first release 2019-12-04 08:47:19 +08:00
rv32ui-p-bltu first release 2019-12-04 08:47:19 +08:00
rv32ui-p-bltu.bin first release 2019-12-04 08:47:19 +08:00
rv32ui-p-bltu.dump first release 2019-12-04 08:47:19 +08:00
rv32ui-p-bltu.verilog first release 2019-12-04 08:47:19 +08:00
rv32ui-p-bne first release 2019-12-04 08:47:19 +08:00
rv32ui-p-bne.bin first release 2019-12-04 08:47:19 +08:00
rv32ui-p-bne.dump first release 2019-12-04 08:47:19 +08:00
rv32ui-p-bne.verilog first release 2019-12-04 08:47:19 +08:00
rv32ui-p-fence_i first release 2019-12-04 08:47:19 +08:00
rv32ui-p-fence_i.bin first release 2019-12-04 08:47:19 +08:00
rv32ui-p-fence_i.dump first release 2019-12-04 08:47:19 +08:00
rv32ui-p-fence_i.verilog first release 2019-12-04 08:47:19 +08:00
rv32ui-p-jal first release 2019-12-04 08:47:19 +08:00
rv32ui-p-jal.bin first release 2019-12-04 08:47:19 +08:00
rv32ui-p-jal.dump first release 2019-12-04 08:47:19 +08:00
rv32ui-p-jal.verilog first release 2019-12-04 08:47:19 +08:00
rv32ui-p-jalr first release 2019-12-04 08:47:19 +08:00
rv32ui-p-jalr.bin first release 2019-12-04 08:47:19 +08:00
rv32ui-p-jalr.dump first release 2019-12-04 08:47:19 +08:00
rv32ui-p-jalr.verilog first release 2019-12-04 08:47:19 +08:00
rv32ui-p-lb first release 2019-12-04 08:47:19 +08:00
rv32ui-p-lb.bin first release 2019-12-04 08:47:19 +08:00
rv32ui-p-lb.dump first release 2019-12-04 08:47:19 +08:00
rv32ui-p-lb.verilog first release 2019-12-04 08:47:19 +08:00
rv32ui-p-lbu first release 2019-12-04 08:47:19 +08:00
rv32ui-p-lbu.bin first release 2019-12-04 08:47:19 +08:00
rv32ui-p-lbu.dump first release 2019-12-04 08:47:19 +08:00
rv32ui-p-lbu.verilog first release 2019-12-04 08:47:19 +08:00
rv32ui-p-lh first release 2019-12-04 08:47:19 +08:00
rv32ui-p-lh.bin first release 2019-12-04 08:47:19 +08:00
rv32ui-p-lh.dump first release 2019-12-04 08:47:19 +08:00
rv32ui-p-lh.verilog first release 2019-12-04 08:47:19 +08:00
rv32ui-p-lhu first release 2019-12-04 08:47:19 +08:00
rv32ui-p-lhu.bin first release 2019-12-04 08:47:19 +08:00
rv32ui-p-lhu.dump first release 2019-12-04 08:47:19 +08:00
rv32ui-p-lhu.verilog first release 2019-12-04 08:47:19 +08:00
rv32ui-p-lui first release 2019-12-04 08:47:19 +08:00
rv32ui-p-lui.bin first release 2019-12-04 08:47:19 +08:00
rv32ui-p-lui.dump first release 2019-12-04 08:47:19 +08:00
rv32ui-p-lui.verilog first release 2019-12-04 08:47:19 +08:00
rv32ui-p-lw first release 2019-12-04 08:47:19 +08:00
rv32ui-p-lw.bin first release 2019-12-04 08:47:19 +08:00
rv32ui-p-lw.dump first release 2019-12-04 08:47:19 +08:00
rv32ui-p-lw.verilog first release 2019-12-04 08:47:19 +08:00
rv32ui-p-or first release 2019-12-04 08:47:19 +08:00
rv32ui-p-or.bin first release 2019-12-04 08:47:19 +08:00
rv32ui-p-or.dump first release 2019-12-04 08:47:19 +08:00
rv32ui-p-or.verilog first release 2019-12-04 08:47:19 +08:00
rv32ui-p-ori first release 2019-12-04 08:47:19 +08:00
rv32ui-p-ori.bin first release 2019-12-04 08:47:19 +08:00
rv32ui-p-ori.dump first release 2019-12-04 08:47:19 +08:00
rv32ui-p-ori.verilog first release 2019-12-04 08:47:19 +08:00
rv32ui-p-sb first release 2019-12-04 08:47:19 +08:00
rv32ui-p-sb.bin first release 2019-12-04 08:47:19 +08:00
rv32ui-p-sb.dump first release 2019-12-04 08:47:19 +08:00
rv32ui-p-sb.verilog first release 2019-12-04 08:47:19 +08:00
rv32ui-p-sh first release 2019-12-04 08:47:19 +08:00
rv32ui-p-sh.bin first release 2019-12-04 08:47:19 +08:00
rv32ui-p-sh.dump first release 2019-12-04 08:47:19 +08:00
rv32ui-p-sh.verilog first release 2019-12-04 08:47:19 +08:00
rv32ui-p-simple first release 2019-12-04 08:47:19 +08:00
rv32ui-p-simple.bin first release 2019-12-04 08:47:19 +08:00
rv32ui-p-simple.dump first release 2019-12-04 08:47:19 +08:00
rv32ui-p-simple.verilog first release 2019-12-04 08:47:19 +08:00
rv32ui-p-sll first release 2019-12-04 08:47:19 +08:00
rv32ui-p-sll.bin first release 2019-12-04 08:47:19 +08:00
rv32ui-p-sll.dump first release 2019-12-04 08:47:19 +08:00
rv32ui-p-sll.verilog first release 2019-12-04 08:47:19 +08:00
rv32ui-p-slli first release 2019-12-04 08:47:19 +08:00
rv32ui-p-slli.bin first release 2019-12-04 08:47:19 +08:00
rv32ui-p-slli.dump first release 2019-12-04 08:47:19 +08:00
rv32ui-p-slli.verilog first release 2019-12-04 08:47:19 +08:00
rv32ui-p-slt first release 2019-12-04 08:47:19 +08:00
rv32ui-p-slt.bin first release 2019-12-04 08:47:19 +08:00
rv32ui-p-slt.dump first release 2019-12-04 08:47:19 +08:00
rv32ui-p-slt.verilog first release 2019-12-04 08:47:19 +08:00
rv32ui-p-slti first release 2019-12-04 08:47:19 +08:00
rv32ui-p-slti.bin first release 2019-12-04 08:47:19 +08:00
rv32ui-p-slti.dump first release 2019-12-04 08:47:19 +08:00
rv32ui-p-slti.verilog first release 2019-12-04 08:47:19 +08:00
rv32ui-p-sltiu first release 2019-12-04 08:47:19 +08:00
rv32ui-p-sltiu.bin first release 2019-12-04 08:47:19 +08:00
rv32ui-p-sltiu.dump first release 2019-12-04 08:47:19 +08:00
rv32ui-p-sltiu.verilog first release 2019-12-04 08:47:19 +08:00
rv32ui-p-sltu first release 2019-12-04 08:47:19 +08:00
rv32ui-p-sltu.bin first release 2019-12-04 08:47:19 +08:00
rv32ui-p-sltu.dump first release 2019-12-04 08:47:19 +08:00
rv32ui-p-sltu.verilog first release 2019-12-04 08:47:19 +08:00
rv32ui-p-sra first release 2019-12-04 08:47:19 +08:00
rv32ui-p-sra.bin first release 2019-12-04 08:47:19 +08:00
rv32ui-p-sra.dump first release 2019-12-04 08:47:19 +08:00
rv32ui-p-sra.verilog first release 2019-12-04 08:47:19 +08:00
rv32ui-p-srai first release 2019-12-04 08:47:19 +08:00
rv32ui-p-srai.bin first release 2019-12-04 08:47:19 +08:00
rv32ui-p-srai.dump first release 2019-12-04 08:47:19 +08:00
rv32ui-p-srai.verilog first release 2019-12-04 08:47:19 +08:00
rv32ui-p-srl first release 2019-12-04 08:47:19 +08:00
rv32ui-p-srl.bin first release 2019-12-04 08:47:19 +08:00
rv32ui-p-srl.dump first release 2019-12-04 08:47:19 +08:00
rv32ui-p-srl.verilog first release 2019-12-04 08:47:19 +08:00
rv32ui-p-srli first release 2019-12-04 08:47:19 +08:00
rv32ui-p-srli.bin first release 2019-12-04 08:47:19 +08:00
rv32ui-p-srli.dump first release 2019-12-04 08:47:19 +08:00
rv32ui-p-srli.verilog first release 2019-12-04 08:47:19 +08:00
rv32ui-p-sub first release 2019-12-04 08:47:19 +08:00
rv32ui-p-sub.bin first release 2019-12-04 08:47:19 +08:00
rv32ui-p-sub.dump first release 2019-12-04 08:47:19 +08:00
rv32ui-p-sub.verilog first release 2019-12-04 08:47:19 +08:00
rv32ui-p-sw first release 2019-12-04 08:47:19 +08:00
rv32ui-p-sw.bin first release 2019-12-04 08:47:19 +08:00
rv32ui-p-sw.dump first release 2019-12-04 08:47:19 +08:00
rv32ui-p-sw.verilog first release 2019-12-04 08:47:19 +08:00
rv32ui-p-xor first release 2019-12-04 08:47:19 +08:00
rv32ui-p-xor.bin first release 2019-12-04 08:47:19 +08:00
rv32ui-p-xor.dump first release 2019-12-04 08:47:19 +08:00
rv32ui-p-xor.verilog first release 2019-12-04 08:47:19 +08:00
rv32ui-p-xori first release 2019-12-04 08:47:19 +08:00
rv32ui-p-xori.bin first release 2019-12-04 08:47:19 +08:00
rv32ui-p-xori.dump first release 2019-12-04 08:47:19 +08:00
rv32ui-p-xori.verilog first release 2019-12-04 08:47:19 +08:00
rv32um-p-div add div inst 2020-01-13 08:26:41 +08:00
rv32um-p-div.bin add div inst 2020-01-13 08:26:41 +08:00
rv32um-p-div.dump add div inst 2020-01-13 08:26:41 +08:00
rv32um-p-div.verilog add div inst 2020-01-13 08:26:41 +08:00
rv32um-p-divu add div inst 2020-01-13 08:26:41 +08:00
rv32um-p-divu.bin add div inst 2020-01-13 08:26:41 +08:00
rv32um-p-divu.dump add div inst 2020-01-13 08:26:41 +08:00
rv32um-p-divu.verilog add div inst 2020-01-13 08:26:41 +08:00
rv32um-p-mul add mul instruction 2020-01-02 16:12:13 +08:00
rv32um-p-mul.bin add mul instruction 2020-01-02 16:12:13 +08:00
rv32um-p-mul.dump add mul instruction 2020-01-02 16:12:13 +08:00
rv32um-p-mul.verilog add mul instruction 2020-01-02 16:12:13 +08:00
rv32um-p-mulh add mul instruction 2020-01-02 16:12:13 +08:00
rv32um-p-mulh.bin add mul instruction 2020-01-02 16:12:13 +08:00
rv32um-p-mulh.dump add mul instruction 2020-01-02 16:12:13 +08:00
rv32um-p-mulh.verilog add mul instruction 2020-01-02 16:12:13 +08:00
rv32um-p-mulhsu add mul instruction 2020-01-02 16:12:13 +08:00
rv32um-p-mulhsu.bin add mul instruction 2020-01-02 16:12:13 +08:00
rv32um-p-mulhsu.dump add mul instruction 2020-01-02 16:12:13 +08:00
rv32um-p-mulhsu.verilog add mul instruction 2020-01-02 16:12:13 +08:00
rv32um-p-mulhu add mul instruction 2020-01-02 16:12:13 +08:00
rv32um-p-mulhu.bin add mul instruction 2020-01-02 16:12:13 +08:00
rv32um-p-mulhu.dump add mul instruction 2020-01-02 16:12:13 +08:00
rv32um-p-mulhu.verilog add mul instruction 2020-01-02 16:12:13 +08:00
rv32um-p-rem add div inst 2020-01-13 08:26:41 +08:00
rv32um-p-rem.bin add div inst 2020-01-13 08:26:41 +08:00
rv32um-p-rem.dump add div inst 2020-01-13 08:26:41 +08:00
rv32um-p-rem.verilog add div inst 2020-01-13 08:26:41 +08:00
rv32um-p-remu add div inst 2020-01-13 08:26:41 +08:00
rv32um-p-remu.bin add div inst 2020-01-13 08:26:41 +08:00
rv32um-p-remu.dump add div inst 2020-01-13 08:26:41 +08:00
rv32um-p-remu.verilog add div inst 2020-01-13 08:26:41 +08:00