352 lines
12 KiB
Systemverilog
352 lines
12 KiB
Systemverilog
/*
|
||
Copyright 2020 Blue Liang, liangkangnan@163.com
|
||
|
||
Licensed under the Apache License, Version 2.0 (the "License");
|
||
you may not use this file except in compliance with the License.
|
||
You may obtain a copy of the License at
|
||
|
||
http://www.apache.org/licenses/LICENSE-2.0
|
||
|
||
Unless required by applicable law or agreed to in writing, software
|
||
distributed under the License is distributed on an "AS IS" BASIS,
|
||
WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
|
||
See the License for the specific language governing permissions and
|
||
limitations under the License.
|
||
*/
|
||
|
||
`include "../core/defines.sv"
|
||
`include "../debug/jtag_def.sv"
|
||
|
||
// tinyriscv soc顶层模块
|
||
module tinyriscv_soc_top(
|
||
|
||
input wire clk_50m_i, // 时钟引脚
|
||
input wire rst_ext_ni, // 复位引脚，低电平有效
|
||
|
||
output wire halted_ind_pin, // jtag是否已经halt住CPU，高电平有效
|
||
|
||
output wire uart_tx_pin, // UART发送引脚
|
||
input wire uart_rx_pin, // UART接收引脚
|
||
|
||
inout wire[1:0] gpio_pins, // GPIO引脚，1bit代表一个GPIO
|
||
|
||
input wire jtag_TCK_pin, // JTAG TCK引脚
|
||
input wire jtag_TMS_pin, // JTAG TMS引脚
|
||
input wire jtag_TDI_pin, // JTAG TDI引脚
|
||
output wire jtag_TDO_pin // JTAG TDO引脚
|
||
|
||
);
|
||
|
||
localparam int MASTERS = 3; // Number of master ports
|
||
`ifdef VERILATOR
|
||
localparam int SLAVES = 7; // Number of slave ports
|
||
`else
|
||
localparam int SLAVES = 6; // Number of slave ports
|
||
`endif
|
||
|
||
// masters
|
||
localparam int CoreD = 0;
|
||
localparam int JtagHost = 1;
|
||
localparam int CoreI = 2;
|
||
|
||
// slaves
|
||
localparam int Rom = 0;
|
||
localparam int Ram = 1;
|
||
localparam int JtagDevice = 2;
|
||
localparam int Mtimer = 3;
|
||
localparam int Gpio = 4;
|
||
localparam int Uart = 5;
|
||
`ifdef VERILATOR
|
||
localparam int SimCtrl = 6;
|
||
`endif
|
||
|
||
|
||
wire master_req [MASTERS];
|
||
wire master_gnt [MASTERS];
|
||
wire master_rvalid [MASTERS];
|
||
wire [31:0] master_addr [MASTERS];
|
||
wire master_we [MASTERS];
|
||
wire [ 3:0] master_be [MASTERS];
|
||
wire [31:0] master_rdata [MASTERS];
|
||
wire [31:0] master_wdata [MASTERS];
|
||
|
||
wire slave_req [SLAVES];
|
||
wire slave_gnt [SLAVES];
|
||
wire slave_rvalid [SLAVES];
|
||
wire [31:0] slave_addr [SLAVES];
|
||
wire slave_we [SLAVES];
|
||
wire [ 3:0] slave_be [SLAVES];
|
||
wire [31:0] slave_rdata [SLAVES];
|
||
wire [31:0] slave_wdata [SLAVES];
|
||
|
||
wire [31:0] slave_addr_mask [SLAVES];
|
||
wire [31:0] slave_addr_base [SLAVES];
|
||
|
||
`ifdef VERILATOR
|
||
wire sim_jtag_tck;
|
||
wire sim_jtag_tms;
|
||
wire sim_jtag_tdi;
|
||
wire sim_jtag_trstn;
|
||
wire sim_jtag_tdo;
|
||
wire [31:0] sim_jtag_exit;
|
||
`endif
|
||
|
||
wire clk;
|
||
|
||
wire ndmreset;
|
||
wire ndmreset_n;
|
||
wire debug_req;
|
||
wire core_halted;
|
||
|
||
wire mtimer_irq;
|
||
|
||
wire[1:0] io_in;
|
||
wire[31:0] gpio_ctrl;
|
||
wire[31:0] gpio_data;
|
||
|
||
assign halted_ind_pin = core_halted;
|
||
|
||
tinyriscv_core #(
|
||
.DEBUG_HALT_ADDR(`DEBUG_ADDR_BASE + `HaltAddress),
|
||
.DEBUG_EXCEPTION_ADDR(`DEBUG_ADDR_BASE + `ExceptionAddress)
|
||
) u_tinyriscv_core (
|
||
.clk (clk),
|
||
.rst_n (ndmreset_n),
|
||
|
||
.instr_req_o (master_req[CoreI]),
|
||
.instr_gnt_i (master_gnt[CoreI]),
|
||
.instr_rvalid_i (master_rvalid[CoreI]),
|
||
.instr_addr_o (master_addr[CoreI]),
|
||
.instr_rdata_i (master_rdata[CoreI]),
|
||
.instr_err_i (1'b0),
|
||
|
||
.data_req_o (master_req[CoreD]),
|
||
.data_gnt_i (master_gnt[CoreD]),
|
||
.data_rvalid_i (master_rvalid[CoreD]),
|
||
.data_we_o (master_we[CoreD]),
|
||
.data_be_o (master_be[CoreD]),
|
||
.data_addr_o (master_addr[CoreD]),
|
||
.data_wdata_o (master_wdata[CoreD]),
|
||
.data_rdata_i (master_rdata[CoreD]),
|
||
.data_err_i (1'b0),
|
||
|
||
.irq_software_i (1'b0),
|
||
.irq_timer_i (mtimer_irq),
|
||
.irq_external_i (1'b0),
|
||
.irq_fast_i (15'b0),
|
||
|
||
.debug_req_i (debug_req)
|
||
);
|
||
|
||
assign slave_addr_mask[Rom] = `ROM_ADDR_MASK;
|
||
assign slave_addr_base[Rom] = `ROM_ADDR_BASE;
|
||
// 1.指令存储器
|
||
rom #(
|
||
.DP(`ROM_DEPTH)
|
||
) u_rom (
|
||
.clk (clk),
|
||
.rst_n (ndmreset_n),
|
||
.addr_i (slave_addr[Rom]),
|
||
.data_i (slave_wdata[Rom]),
|
||
.sel_i (slave_be[Rom]),
|
||
.we_i (slave_we[Rom]),
|
||
.data_o (slave_rdata[Rom])
|
||
);
|
||
|
||
assign slave_addr_mask[Ram] = `RAM_ADDR_MASK;
|
||
assign slave_addr_base[Ram] = `RAM_ADDR_BASE;
|
||
// 2.数据存储器
|
||
ram #(
|
||
.DP(`RAM_DEPTH)
|
||
) u_ram (
|
||
.clk (clk),
|
||
.rst_n (ndmreset_n),
|
||
.addr_i (slave_addr[Ram]),
|
||
.data_i (slave_wdata[Ram]),
|
||
.sel_i (slave_be[Ram]),
|
||
.we_i (slave_we[Ram]),
|
||
.data_o (slave_rdata[Ram])
|
||
);
|
||
|
||
assign slave_addr_mask[Mtimer] = `MTIMER_ADDR_MASK;
|
||
assign slave_addr_base[Mtimer] = `MTIMER_ADDR_BASE;
|
||
// 3.机器定时器模块
|
||
machine_timer u_machine_timer(
|
||
.clk (clk),
|
||
.rst_n (ndmreset_n),
|
||
.addr_i (slave_addr[Mtimer]),
|
||
.data_i (slave_wdata[Mtimer]),
|
||
.sel_i (slave_be[Mtimer]),
|
||
.we_i (slave_we[Mtimer]),
|
||
.data_o (slave_rdata[Mtimer]),
|
||
.irq_o (mtimer_irq)
|
||
);
|
||
|
||
// IO0
|
||
assign gpio_pins[0] = (gpio_ctrl[1:0] == 2'b01)? gpio_data[0]: 1'bz;
|
||
assign io_in[0] = gpio_pins[0];
|
||
// IO1
|
||
assign gpio_pins[1] = (gpio_ctrl[3:2] == 2'b01)? gpio_data[1]: 1'bz;
|
||
assign io_in[1] = gpio_pins[1];
|
||
|
||
assign slave_addr_mask[Gpio] = `GPIO_ADDR_MASK;
|
||
assign slave_addr_base[Gpio] = `GPIO_ADDR_BASE;
|
||
// 4.GPIO模块
|
||
gpio u_gpio(
|
||
.clk (clk),
|
||
.rst_n (ndmreset_n),
|
||
.addr_i (slave_addr[Gpio]),
|
||
.data_i (slave_wdata[Gpio]),
|
||
.sel_i (slave_be[Gpio]),
|
||
.we_i (slave_we[Gpio]),
|
||
.data_o (slave_rdata[Gpio]),
|
||
.io_pin_i(io_in),
|
||
.reg_ctrl(gpio_ctrl),
|
||
.reg_data(gpio_data)
|
||
);
|
||
|
||
assign slave_addr_mask[Uart] = `UART_ADDR_MASK;
|
||
assign slave_addr_base[Uart] = `UART_ADDR_BASE;
|
||
// 5.串口模块
|
||
uart u_uart(
|
||
.clk (clk),
|
||
.rst_n (ndmreset_n),
|
||
.addr_i (slave_addr[Uart]),
|
||
.data_i (slave_wdata[Uart]),
|
||
.sel_i (slave_be[Uart]),
|
||
.we_i (slave_we[Uart]),
|
||
.data_o (slave_rdata[Uart]),
|
||
.tx_pin (uart_tx_pin),
|
||
.rx_pin (uart_rx_pin)
|
||
);
|
||
|
||
`ifdef VERILATOR
|
||
assign slave_addr_mask[SimCtrl] = `SIM_CTRL_ADDR_MASK;
|
||
assign slave_addr_base[SimCtrl] = `SIM_CTRL_ADDR_BASE;
|
||
// 6.仿真控制模块
|
||
sim_ctrl u_sim_ctrl(
|
||
.clk_i (clk),
|
||
.rst_ni (ndmreset_n),
|
||
.req_i (),
|
||
.gnt_o (),
|
||
.addr_i (slave_addr[SimCtrl]),
|
||
.we_i (slave_we[SimCtrl]),
|
||
.be_i (slave_be[SimCtrl]),
|
||
.wdata_i(slave_wdata[SimCtrl]),
|
||
.rdata_o(slave_rdata[SimCtrl])
|
||
);
|
||
`endif
|
||
|
||
obi_interconnect #(
|
||
.MASTERS(MASTERS),
|
||
.SLAVES(SLAVES)
|
||
) bus (
|
||
.clk_i (clk),
|
||
.rst_ni (ndmreset_n),
|
||
.master_req_i (master_req),
|
||
.master_gnt_o (master_gnt),
|
||
.master_rvalid_o (master_rvalid),
|
||
.master_we_i (master_we),
|
||
.master_be_i (master_be),
|
||
.master_addr_i (master_addr),
|
||
.master_wdata_i (master_wdata),
|
||
.master_rdata_o (master_rdata),
|
||
.slave_addr_mask_i (slave_addr_mask),
|
||
.slave_addr_base_i (slave_addr_base),
|
||
.slave_req_o (slave_req),
|
||
.slave_gnt_i (slave_gnt),
|
||
.slave_rvalid_i (slave_rvalid),
|
||
.slave_we_o (slave_we),
|
||
.slave_be_o (slave_be),
|
||
.slave_addr_o (slave_addr),
|
||
.slave_wdata_o (slave_wdata),
|
||
.slave_rdata_i (slave_rdata)
|
||
);
|
||
|
||
`ifdef VERILATOR
|
||
assign clk = clk_50m_i;
|
||
`else
|
||
mmcm_main_clk u_mmcm_main_clk(
|
||
.clk_out1(clk),
|
||
.resetn(rst_ext_ni),
|
||
.clk_in1(clk_50m_i)
|
||
);
|
||
`endif
|
||
|
||
rst_gen #(
|
||
.RESET_FIFO_DEPTH(5)
|
||
) u_rst (
|
||
.clk (clk),
|
||
.rst_ni (rst_ext_ni & (~ndmreset)),
|
||
.rst_no (ndmreset_n)
|
||
);
|
||
|
||
assign slave_addr_mask[JtagDevice] = `DEBUG_ADDR_MASK;
|
||
assign slave_addr_base[JtagDevice] = `DEBUG_ADDR_BASE;
|
||
// JTAG module
|
||
jtag_top #(
|
||
|
||
) u_jtag_top (
|
||
.clk_i (clk),
|
||
.rst_ni (rst_ext_ni),
|
||
.debug_req_o (debug_req),
|
||
.ndmreset_o (ndmreset),
|
||
.halted_o (core_halted),
|
||
`ifdef VERILATOR
|
||
.jtag_tck_i (sim_jtag_tck),
|
||
.jtag_tdi_i (sim_jtag_tdi),
|
||
.jtag_tms_i (sim_jtag_tms),
|
||
.jtag_trst_ni (sim_jtag_trstn),
|
||
.jtag_tdo_o (sim_jtag_tdo),
|
||
`else
|
||
.jtag_tck_i (jtag_TCK_pin),
|
||
.jtag_tdi_i (jtag_TDI_pin),
|
||
.jtag_tms_i (jtag_TMS_pin),
|
||
.jtag_trst_ni (rst_ext_ni),
|
||
.jtag_tdo_o (jtag_TDO_pin),
|
||
`endif
|
||
.master_req_o (master_req[JtagHost]),
|
||
.master_gnt_i (master_gnt[JtagHost]),
|
||
.master_rvalid_i (master_rvalid[JtagHost]),
|
||
.master_we_o (master_we[JtagHost]),
|
||
.master_be_o (master_be[JtagHost]),
|
||
.master_addr_o (master_addr[JtagHost]),
|
||
.master_wdata_o (master_wdata[JtagHost]),
|
||
.master_rdata_i (master_rdata[JtagHost]),
|
||
.master_err_i (1'b0),
|
||
.slave_req_i (slave_req[JtagDevice]),
|
||
.slave_we_i (slave_we[JtagDevice]),
|
||
.slave_addr_i (slave_addr[JtagDevice]),
|
||
.slave_be_i (slave_be[JtagDevice]),
|
||
.slave_wdata_i (slave_wdata[JtagDevice]),
|
||
.slave_rdata_o (slave_rdata[JtagDevice])
|
||
);
|
||
|
||
`ifdef VERILATOR
|
||
sim_jtag #(
|
||
.TICK_DELAY(10),
|
||
.PORT(9999)
|
||
) u_sim_jtag (
|
||
.clock ( clk ),
|
||
.reset ( ~rst_ext_ni ),
|
||
.enable ( 1'b1 ),
|
||
.init_done ( rst_ext_ni ),
|
||
.jtag_TCK ( sim_jtag_tck ),
|
||
.jtag_TMS ( sim_jtag_tms ),
|
||
.jtag_TDI ( sim_jtag_tdi ),
|
||
.jtag_TRSTn ( sim_jtag_trstn ),
|
||
.jtag_TDO_data ( sim_jtag_tdo ),
|
||
.jtag_TDO_driven ( 1'b1 ),
|
||
.exit ( sim_jtag_exit )
|
||
);
|
||
|
||
always @ (*) begin
|
||
if (sim_jtag_exit) begin
|
||
$display("jtag exit...");
|
||
$finish(2);
|
||
end
|
||
end
|
||
`endif
|
||
|
||
endmodule
|